An inter-FPGA communication bus with error detection and dynamic clock phase adjustment

Citation counts are provided from Web of Science and CrossRef. The counts may vary by service, and are reliant on the availability of their data. Counts will update daily once available.