Fig. 3From: An inter-FPGA communication bus with error detection and dynamic clock phase adjustmentMain signals from the communication bus. Detailed signalization of the communication busBack to article page