From: An inter-FPGA communication bus with error detection and dynamic clock phase adjustment
Error insertion
Amount of
Retransmission
rate (error/ms)
inserted errors
retransmitted data (Mb)
time (ms)
1/4
849,871
25.93
∼144