Fig. 9From: An inter-FPGA communication bus with error detection and dynamic clock phase adjustment RECV_PHY architecture. Physical interface of the receiverBack to article page