Fig. 8From: An inter-FPGA communication bus with error detection and dynamic clock phase adjustmentReceiver internal architecture. Block diagrams of the receiver internal architectureBack to article page