Fig. 7From: An inter-FPGA communication bus with error detection and dynamic clock phase adjustment TRANS_PHY architecture. Physical interface of the transmitterBack to article page