Fig. 2From: An inter-FPGA communication bus with error detection and dynamic clock phase adjustmentGiDEL PROCStarIII platform diagrams. Overview of the platform architectureBack to article page