Fig. 10From: An inter-FPGA communication bus with error detection and dynamic clock phase adjustmentData capture in the opposite border. Data capture in the most stable momentBack to article page