Fig. 1From: An inter-FPGA communication bus with error detection and dynamic clock phase adjustmentGiDEL PROCStarIII platform. Photo of the platform used on the implementationBack to article page