Fig. 4From: An inter-FPGA communication bus with error detection and dynamic clock phase adjustmentTransmitter internal architecture. Block diagrams of the transmitter internal architectureBack to article page